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Absfracf-This paper presents a fully electrical 40-Gbis time-di- system (FA-10G system) in 1996 [ l ] .  As a result of the broad- 
vision-multiplexing (TDM) system prototype transmitter and hand characteristics of EDFA's. nrogress in ontical multinlexine ~ ~ ~ ~ ~ ~ ~ ~ , r ~ ~ o ~ ~ ~ ~ ~ ~ ~  ~1~~~~~~~~~~~ ~ l ~ ~ ~ ~ ~ ~ o  
receiver, The input and output interface of the prototype are 
four-channel 10-Gbis signals. The prototype can be mounted 
on a 300-mm-height rack and offers stable 40-Gbis 
with a single power supply voltage. InP high-electron mobility 
transistor (HEMT) digital IC's perform 40-Chis mnltiplexingide- 
techniques such as optical TDM (OTDM) and 
vision multiplexing (WDM) drastically increased transmission 
bit rates beyond 1 Tb/s L21-[51. These techniques will make 
greater use of the ultrabroad bandwidth of optical fibers. For - - - 
multiplexing and regeneration. In the receiver Prototype, realizing very-large backbone networks, high-speed TDM 
unitraveling-carrier photodiode (UTC-PD) generates 1 VPP which offer a basic bit rate of optical multiplexing, output and directly drives the InP HEMT decision circuit (DEC) are quite important. High-speed TDM systems based on digital without any need for an electronic amplifier. A clock recovery 
circuit recovers a 4 0 - c ~ ~  clock with jitter of 220 SS,, from a integrated circuit (IC) technology have great advantages in 
40-Gbis nonreturn-to-zero (NRZ) optical input. The tolerable terms of ease of operation, administration, and maintenance 
dispersion range of the prototype within a 1-dB penalty from 
the receiver sensitivity at zero-dispersion is as wide as 95 psinm, 
and the clock phase margin is wider than 70' over almost all 
the tolerable dispersion range. A 100-km-long transmission 
experiment was performed using the prototype. A high receiver 
sensitivity [-25.1 dBm for NRZ (ZT - 1) pseudorandom binary 
sequence (PRBS)] was obtained after the transmission. The 
40-Ghis regeneration of the InP DEC suppressed the deviation 
in sensitivity among output channels to only 0.3 dB. In addition, 
four-channel 40-Ghis wavelength-division-multiplexing (WDM) 
transmission was successfully performed. 
Index Terms-Optical communication, optical communication 
equipment, time-division multiplexing (TDM). 
I. INTRODUCTION 
HE recent explosive growth of the internet indicates T that a multimedia communication era is near at hand. 
Very-large-capacity backbone networks are a step toward the 
establishment of multimedia networks. The development of 
Er-doped fiber amplifier (EDFA) has made for a rapid increase 
of transmission bit rates and led to the implementation of 
the time-division-multiplexing (TDM) 10-Gb/s transmission 
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(OAM), compact size while increasing the single channel bit 
rate, and low cost. Furthermore, high-speed TDM systems 
can also effectively enhance the spectral efficiency in dense 
WDM systems. All these advantages are strong motivation to 
investigate 40-Gb/s TDM systems. To date, we have presented 
and demonstrated the transmission techniques for 40-Gbis 
systems [6], [7 ] .  Some promising techniques, automatic disper- 
sion equalization [SI, [9], high-dispersion tolerant transmission 
codes [lo]-[13] have been presented to overcome the problems 
of high-speed TDM systems, such as the dispersion limit of 
optical fiber. The base of the 40-Gbis system will be consol- 
idated through several system experiments that employ these 
techniques. For such experiments, a stable 40-Gbis transmitter 
and receiver are indispensable. 
In this paper, we present a 40-Gb/s TDM system prototype, 
transmitter and receiver circuits, based on InP high-electron 
mobility transistor (HEMT) digital IC technologies. The input 
and output interface of the prototype are four-channel 10-Gbis 
signals. The prototype can be mounted on a 300-mm-height 
rack and offers stable 40-Gbis operation with a single power 
supply voltage. In the transmitter and receiver, an InP HEMT 
decision circuit (DEC) performs 40-Gb/s regeneration by using 
a 40-GHz clock. In the receiver prototype, high-output power 
photodiode, a unitraveling-carrier photodiode (UTC-PD), 
[I41 generates an ourpur pulse wirh an amplitude of 1.0 
VI,, and directly drives the InP HEMT DEC. This simple 
receiver configuration [I51 relaxes the gain flatness prob- 
lems in equalization and achieves a high-receiver sensitivity 
of -25.1 dBm after a 100-km-long dispersion shifted fiber 
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discussed. The tolerable dispersion range, clock phase margin 
and (rms) jitter of the prototype are also 
described in detail. In addition, a four-channel 40-Gbis (160 
Gbis) WDM transmission is demonstrated. 
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11. InP HBMT DIGITAL IC TECHNOLOGY 
Ultrahigh-speed digital integrated circuits (IC’s) are indis- 
pensable to the creation of 40-Gb/s TDM systems. In partic- 
ular, D-type flip-flop (D-FF) or DEC, which performs the re- 
generation at 40 Gbh, is quite important. To date, many D-FF’s 
designed for high-speed operation (Si bipolar [16], SiGc HBT 
[17], GaAs HBT [18], and GaAs MESFET [19]) have been 
reported. Fig. 1 shows the empirical relationship between the 
operating speed of the D-FF and a device figure-of-merit. InP 
HEMT offers the hij:hest cutoff frequency ( f ~ )  and maximum 
frequency of oscillation (fmax) of all semiconductor devices 
[20], 1211 and has the potential to achieve 4O-Gb/s digital IC’s. 
The InP HEMT has another advantage in that it can be inte- 
grated with photonic devices such as photodiodes for a wave- 
length range from 1.3 to 1.55 km [22], [23]. The integration 
reduces the number of electronic parts and high-speed inter- 
connection paths and will realize compact and low-cost pack- 
ages. We fabricate a super-dynamic type DEC [24] using InP 
HEMT’s [25] that was capable of 40-Gb/s operation. The DEC 
IC is configured with the super-dynamic D-FF core, data/clock 
input buffers, and a data output buffeddriver. The super-dy- 
namic D-FF is characterized by a source-coupled negative feed- 
back pair (SCNFP) irxerted in the first-level latching differential 
pair in a cascode manner. The SCNFP drastically reduces the 
effective logic swing and increases FF operating speed. Wide- 
hand data and clock buffers were used to increase the DEC IC’s 
speed to the core D-I’F speed limit. The data buffers consist of 
a capacitive feedback differential buffer [26] with a source fol- 
lower employing capacitive peaking. The clock buffer consists 
of a capacitively coupled inductor-peaking differential buffer. 
The maximum operating speed of the DEC that could achieve 
error-free operation was 46 Gb/s. Error-free operation at higher 
rates has not been confirmed yet due to tbe limitations of the 
experimental setup. Fig. 2 shows the measured input data sen- 
sitivity and clock phase margin of the DEC at data rates from 
26-40 Gb/s. As the signal source, pseudorandom binary se- 
quence (PRBS) with an amplitude of 800 mV,,, generated by 
a 4 :  1 multiplexer was used [27]. To measure the sensitivity, the 
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DEC performance: (a) input data sensitivity and (b) clock phase 
tivity was measured by the difference between the centers of the 
“1” and “0” levels for a hit error rate (BER) of better than I x 
IO-”.  For the clock phase margin, the edge drift of the output 
eye diagram of the DEC for a BER of better than 1 x when 
the clock timing was shifted was measured. A high input sensi- 
tivity of less than 104 mV,,, and a wide phase margin of 212” 
were obtained for 40-Gb/s (2’ - 1) PRBS. Degradation of the 
sensitivity and phase margin was observed for the data lengths 
longer than (2’ - 1). However, the sensitivity was still higher 
than 250 mV,,,, and the phase margin was as wide as 1 6 4 O  for 
(a3’ - 1) PRBS. The degradation of the sensitivity and phase 
margin for PRBS’s longer than (2’ - 1) may he caused by the 
bandwidth limit and unflat frequency characteristics of the input 
buffers. 
111. CIRCUIT CONFIGURATION OF SYSTEM PROTOTYPE 
A 40-Gb/s TDM system prototype based on InP HEM?’ dig- 
ital IC’s 1271 was fabricated. Fig. 3 is a block diagram of the 
prototype. The transmitter consists of a 10-G/2O-G 4:  2 multi- 
plexer (10120-G MUX) unit, a 20-Gl40-G multiplexer and trans- 
mitter (40-G Tx) unit, and a clock distribution (CLK DIST) 
unit. The 10/20-G MUX unit consists of two GaAs MESFET 
2 : 1 selectors (SEL) and a GaAs MESFET clock distributor 
IC’s, which are mounted in a 84-pin RF package by using a 
multichip module technique. The MUX unit multiplexes the 
four IO-Gb/s data streams to two 20-Gb/s data streams. In the 
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 01,2010 at 02:11:45 EST from IEEE Xplore.  Restrictions apply. 









. opi I out 
Transmitter 








i I I I I  1 - 2  
r IC 
20Gbitis I I 
TIM 
Receiver 0 InP HEM 
Fig. 3. Block diagram of the 40~Gbis ystem prototype. 
40-G Tx unit, the two 20-Gbls data streams are multiplexed to a 
40-Gb/s data stream by an InP HEMT SEL 1281. Regeneration 
of the InP HEMT DEC eliminates the asymmetry between the 
even and odd channel eye opening. External continuous-wave 
light is modulated by aLiNbO3 (LN) Mach-Zehnder modulator 
with a low-driving voltage of 3.0 V [29]. An automatic bias con- 
troller (ABC) is used to compensate for the DC drift of the LN 
modulator. The CLK DIST unit generates 20 and 40-GHz clock 
signals by using frequency doublers and distributes the signals 
to other units. 
The receiver consists of a 40-Gbls receiver (40-G Rx) unit, a 
20-G/IO-G 2 : 4  demultiplexer (20/10-G DEMUX) unit, and a 
clock recovery (TIM) unit. The 40-G Rx consists of a UTC-PD, 
an InP HEMT DEC, a 1 : 2 demultiplexer (DEMUX) and 1 : 2 
frequency divider (DIV) [2]. The optical input is divided into 
two by a 3-dB optical coupler. One input is received by the 
UTC-PD, and the other one is introduced to the TIM unit. The 
UTC-PD generates 1.0 V,, output and directly drives the DEC 
[30j. This direct driving reduces the number of electronic parts 
and relaxes the gain flatness problems in equalization. The 
UTC-PD module has a 3-dB bandwidth of higher than 35 GHz 
with a response flatness less than 1 dB. The DEC regenerates 
a 40-Gbls signal using a 40-GHz clock signal recovered at 
the TIM unit. The output of the DEC is demultiplexed to two 
20-Gbls data streams by the DEMUX. The 20/10-G DEMUX 
unit consists of four Si bipolar DEC's, a GaAs MESFET DIV 
and a clock distributor (DIST). Each 20-Gbls data stream from 
the 40 G-Rx unit is divided into two by using power dividers 
and demultiplexed to four-channel 10-Gbls data by the DEC's 
using 10-GHz clock signal. The maximum data skew among 
four output channels was only 12 ps. The TIM unit recovers the 
40-GHz clock signal by using a differentiator and a half-wave 
rectifier. The differentiator is a microstrip line ,414 short stub 
formed on an A1203 substrate. An impedance matching circuit 
with a 50-Cl resistor is placed in front of the short stub to 
restrict the reflection at the short stub. The bandpass filter is a 
waveguide-type cavity resonator. The measured (2 value of the 
filter is 700. The amplifier following the filter is a commercially 
available and is not a limiting amplifier. 
All the electrical input and output of the transmitter and re- 
ceiver units use the source-coupled FET logic (SCFL) inter- 
face. The K-connector-type panel adapters are used for the data 
and clock interface above 20 Gb/s and 20 GHz. Fig. 4 shows 
photographs of the 40-G Tx and Rx units. These units can be 
mounted on a 300-mm height rack and operated under a fau- 
cooling condition. Fig. 5 is a photograph of the system proto- 
type mounted on the half-size standard racks. 
Iv. EXPERIMENTAL RESULTS AND DISCUSSION 
A. Clock Recovery 
In the TIM unit, a 40-GHz clock was recovered by a differen- 
tiator and a half-wave rectifier. This configuration offers reliable 
clock recovery. The differentiator was a X/4 short stub vertically 
connected to a 50-12 microstrip line formed on an A1203 sub- 
strate. The short stub differentiates the input NRZ signal prop- 
agated on the microstrip line by eliminating the dc and low-fre- 
quency spectra of the signal. However, the short stub causes se- 
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Fig. 4. Photographs of (a) 4 0 ~ G  Tx and (b) 40-G Rx. 
rious reflections because its input impedance matches 50 12 at 
only 40 GHz. To suppress the reflection, an impedance matching 
circuit using a high-impedance microstrip line and a thin-film 
50-(2 resistor were formed in front of the short stub; as a result, 
the return loss was rsstricted to less than 9 dB up to 40-GHz. To 
confirm the effect of the matching circuit, the reflection at the 
differentiator was monitored. The experimental setup is shown 
in Fig. 6(a). The input 40-Gb/s signal was divided into two. One 
was introduced to the differentiator, and the other one was mon- 
itored by a sampling, oscilloscope. The reflection from the dif- 
ferentiator distorted the monitored signal. The monitored eye 
diagram of the differentiator is shown in Fig. 6(b). For compar- 
ison, the eye diagram of a differentiator without the matching 
circuit is shown in Fig. 6(c). The reflectinn from the differen- 
tiator without matching circuit seriously distorted the monitored 
signal. The serious reflection could cause clock jitter, and it nar- 
rowed the operating margin of the prototype. On the other hand, 
the differentiator wifh the matching circuit restricted the reflec- 
tion, and the monitored eye diagram was clear. The low-reflec- 
tion differentistor with 50 L2 resistor enables the direct c.onnec- 
tion to electronic IC’s such as data distributor having an SCF’L 
37 
40-G TX 
TiM 20/iO-G DEMUX 
Receiver 
(b) 
Fig. 5. Photograph of the 40-Gbk system prototype 
interface. Fig. I shows the output eye diagrams of the differen- 
tiator and the rectifier. Good eye openings were obtained at a 
data rate of 40 Gb/s. 
The output of the rectifier, via the bandpass filter, was ampli- 
fied by a narrowband amplifier. The mark ratio dependence and 
input amplitude dependence of the output clock amplitude of 
the TIM unit are shown in Fig. 8(a) and (b), respectively. Here, 
a 40-Gb/s (Z3’ - 1) PRBS generated by the InP SEL was intro- 
duced to the differentiator. The clock amplitude was normalized 
by the output amplitude for the l-v,,!, input with a mark ratio 
of 1/2. No significant decrease of the clock amplitude was ob- 
served when the mark ratio was changed from 1/2 to 1/8. The 
amplitude decreased as the decrease of the input amplitude. This 
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Fig. 6. Monitored wwefonns distortion due to reflection from differentiator: 






Fig. 7. 40-Gbls output eye diagrams: (a) differentiator and (b) rectifier 
is because the rectifier does not work as the input amplitude de- 
creases. In an actual transmission system, the input amplitude is 
vaned by pulse compression or broadening due to dispersion. To 
prevent input amplitude fluctuation, an amplifier was inserted 
between the UTC-PD and the differentiator. The phase devia- 
tion of the recovered clock was large against the change of the 
mark ratio because the phase devktion of the amplifier strongly 
depended on the input power. A limiting amplifier is needed to 
suppress the phase deviation. A full-wave rectifier is also re- 
quired to relax the dynamic range requirements of the limiting 
amplifier. The use of an exclusive-OR circuit as a differentiator 
1.2 -, 
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dependent of the jitter and (b) power spectrum 
Measuredn1,s jitterandpowerspectlum of the TIMunit: (a) data length 
and full-wave rectifier effectively recovers the clock signal and 
relaxes the dynamic range requirements of the limiting ampli- 
fier [31]. 
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HEMT DEC in the 40-G Rx, and (d) InP HEMT DEMUX. 
Output eye diagrams: (a) 40-G Tx, (h) UTC-PD module, (c) InP 
The rms jitter of the clock signals recovered from optical 
PRBS signals ranging in length from (a7 - 1) to (Z3' - 1) 
[the number of pseudo-random noise (PN) stages from 7 to 3 11 
was measured by a jitter measurement system (EUROPTEST 
PN9000 series) and is shown in Fig. 9(a). Here, the rms jitter 
of the 40-GHz clock. for the InP DEC in the 40-G Tx was 150 
fs,,,,. Measured jitter did not depend on the data length and was 
as small as 220 fs,,:.. Fig. 9(b) shows the spectrum of the clock 
signal measured by a spectrum analyzer. A-high signal-to-noise 
ratio (SNR) was obtained. 
B. Single-Carrier IO-Chis Transmission 
The 40-Gb/s transmission experiments that used the system 
prototype were performed. A four-channel IO-Gb/s NRZ PRBS 
from a pulse pattem senerator (PPG), in which the relative delay 
against each channel was exactly adjusted to a quarter of the 
data period, was used as the signal source. These input signals 
were multiplexed up to 40 Gb/s PRBS and regenerated by the 
IuP HEMT DEC in the transmitter. Continuous-wave light from 
a DFB-LD with a wavelength of 1552 nm was modulated with 
the 40-Gb/s NRZ PRBS. The output of the transmitter was am- 
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Bit-error-rate performance: (a) 0 km and (h) after 100-km-long DSF 
The input power for the transmission line was 10 dBm. After the 
100-km-long transmission, the 40-Gb/s optical data was ampli- 
fied by using another EDFA followed by 5-nm optical handpass 
filter (OBPF) and then was received by the receiver. In the re- 
ceiver, the transmitted signal was regenerated and was demul- 
tiplexed to four-channel IO-Gb/s signals by the clock signal re- 
covered from the optical input at the TIM unit. Fig. 10 shows the 
eye diagrams obtained by a sampling oscilloscope. The 40-G Tx 
generated clear 40-Gh/s optical data [Fig. 10(a)]. The UTC-PD 
generated a clear eye diagram with an output amplitude of 1 
I - 
mission fiber that had a zero-dispersion wavelength of 1552 nm. V,,, [Fig. 10(b)] and directly drove the following InP HEMT 
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 01,2010 at 02:11:45 EST from IEEE Xplore.  Restrictions apply. 
JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 18, NO. I ,  JANUARY zoo0 40 
-20 
- -22 












95 pslnm I 
I !  
1 -  
I 
v a 1 i i  I 
a -30 I 
-20 0 20 40 60 80 100 




0 7  
0 
.- ; 120 






U I I 
~~ 
-20 0 2 0  40 60 80 100 




Dispersion dependence of (a) receiver sensitivity and (b) clock phase 
DEC. The average input power for the UTC-PD was 16 dBm. 
Fig. 10(c) and (d) show the output eye diagrams of the InP DEC 
and DEMUX modules observed at the monitor ports. These 
modules successfully performed the 40-Gb/s regeneration and 
demultiplexing operation by using the recovered clock signal. 
Bit-error-rates before and after transmission were measured 
by using error detectors (ED’S) and are shown in Fig. 11. For the 
(Z7 - 1) PRBS, the prototype showed a high-receiver sensitivity: 
-24.6 dBm before transmission and -25.1 dBm after transmis- 
sion. Small anomalous dispersion in the fiber improved the sen- 
sitivity after transmission. When the data length increased to 
- 11, a penalty of about 3 dB was observed. However, the 
sensitivity was still high: -21.9 dBm before transmission and 
-21.8 dBm after transmission, and no error floor was observed 
in all channels down to a BER of better than K-”. The DEC 
regeneration in the 40-G Tx achieved the small deviation in sen- 
sitivity among the four 10-Gb/s channels after transmission: 0.3 
and 0.6 dB for (a7 - 1) and (ai5 - 1) PRBS, respectively. 
Back-to-back receiver sensitivity and clock phase margin of 
the prototype were measured for various dispersions induced by 
standard side-mode fibers (SMF’s) or dispersion compensation 
fibers (DCF’s). Fig. 12 shows the measured receiver sensitivity 
and clock phase margin for a BER of The input data was 
NRZ (Z7 - 1) PRBS with a wavelength of 1552 nm. The average 
input power for the EDFA was set to be -20 dBm when the clock 
phase margin was measured. The clock phase margin was esti- 
mated by a counting dial shift of the 40-GHz clock phase shifter 
(Anritsu G5N1) attached to the front panel. The receiver sensi- 
tivity without dispersion was -24.5 dBm. Note that this sensi- 
tivity was in good agreement with the back-to-back sensitivity 
(-24.6 dBm) shown in Fig. 1 Ita). This result shows a stable 
40-Gb/s operation of the prototype. As the dispersion shifted 
into the anomalous region, the sensitivity was improved due to 
the pulse compression, and the prototype achieved its highest 
sensitivity: -27.4 dBm for a dispersion of 40 psinm. The pulse 
compression in the anomalous dispersion region was due to the 
negative chirp of the LN modulator. The tolerable dispersion 
range within 1-dB power penalty from the receiver sensitivity 
at zero-dispersion was 95 ps/nni. The clock phase margin was 
wider than 70” over the tolerable dispersion range. 
As shown in Figs. 11 and 12, the prototype achieved high re- 
ceiver sensitivity. The issue is the penalty against the longer data 
length. To reduce the penalty, further improvements to the com- 
ponents in the prototype in terms of their speed are required. 
In particular, the input sensitivity of the DEC is quite impor- 
tant. The sensitivity at 40 Gb/s degraded from 104 to 166 mVpp 
with the data length became longer from (i7 - 1) to (215 - 1) 
[Fig. 2(a)l. This degradation is one of the causes of the power 
penalty. A higher sensitivity that does not depend on the data 
length will reduce the penalty and will achieve higher receiver 
sensitivity. For this, broadening the bandwidth of the data buffer 
using analog techniques and optimizing the circuit parameters 
are quite important. Accumulation of pattem jitter and inter- 
symbol interference in the process of electrical-to-optical (E/O) 
conversion in the transmitter and optical-to-electrical (O/E) con- 
version in the receiver seems to be another cause of the penalty 
because the clock phase margin after the E/O and O/E conver- 
sion [Fig. 12(b)] was less than half that without the conversion 
[Fig. 2(b)]. Therefore, broadening the bandwidth of the trans- 
mitter and front-end in the receiver is also important. 
C. 160-Gbls WDM Trunsmission 
Four-channel 40-Gb/s WDM transmission was performed. 
The experimental setup is shown in Fig. 13. Four 200-GHz 
spacing optical carriers L1552 nm ( X l ) ,  1553.6 nm (U), 1555.2 
nm (X3), 1556.8 nm (X4)] were simultaneously modulated with 
40-Gb/s NRZ (Z7 - 1) PRBS. The output of the transmitter 
was amplified to + I6  dBm by an EDFA and was launched 
into a 100-km long-transmission fiber with a zero-dispersion 
wavelength of 1540 nm. To reduce the total dispersion, a DCF 
(-60 pslnm) was connected tn the end of the transmission fiber. 
The wide tolerable dispersion range (95 psinm) of the receiver 
(Fig. 12) achieved the simultaneous dispersion compensation. 
After the transmission, the WDM wavelength channel was 
selected by a I-nm OBPF and was received by the receiver. 
Fig. 14 shows the measured BER before and after transmission. 
Here, the BER of each wavelength channel was the average 
of the four 10-Gb/s data channels. High receiver sensitivities, 
from -25.7 to -24.6 dBm before transmission and from -27.2 
to -25.3 dBm after transmission, were obtained at a BER of 
1 x lo-’. The improvement in the sensitivity after transmis- 
sion was caused by pulse compression due to the anomalous 
dispersion. 
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V. CONCLUSION 
We fabricated a fully electrical 40-Gb/s TDM system 
prototype based on InP HEMT digital IC technologies for 
40-Gb/s system experiments. The prototype transmitter and 
receiver units were: mounted on a 300-mm-height rack and 
operated with a single power supply voltage. In the transmitter 
unit, four-channel lO-Gb/s input signals were multiplexed 
to 40-Gh/s signal and were regenerated by the InP HEMT 
DEC to eliminate the asymmetry between the even and odd 
channel's eye openings. In the receiver unit, the UTC-PD 
module generated 40-Gb/s input with an amplitude of 1.0 V,,,, 
and directly drove the following InP HEMT DEC without 
any need for electronic amplifiers. The DEC regenerated the 
40-Gh/s signal by using the 40-GHz clock recovered at the 
clock recovery unit. The regenerated signal was demultiplexed 
to four-channel IO-Gb/s signals by the InP HEMT DEMUX 
and Si bipolar DEC's. Therms jitter of the recovered clock did 
not depend on data length and was as small as 220 fs,,,,. The 
tolerable dispersion range of the prototype within 1-dB penalty 
from the receiver sensitivity at zero-dispersion was 95 ps/nm, 
and the clock phase margin was wider than 70" over almost all 
the tolerable dispersion range. 
A 100-km-long DSF transmission experiment that used 
the prototype was performed. A high receiver sensitivity, 
-25.1 dBm for (Z7 - 1) PRBS and -21.8 dBm for (215 - 1) 
PRBS, was obtained. The 40-Gb/s regeneration in the trans- 
mitter successfully suppressed the deviations in sensitivity 
among the four lO-Gb/s channels: 0.3 dB for (Z7 - 1) PRBS 
and 0.6 dB for - 1) PRBS. The power penalty for 
longer data length is caused by the sensitivity degradation 
of the DEC and an accumulation of pattern jitter and inter- 
symbol interference in the process of the E/O and O B  con- 
version. Four-channel 40-Gb/s WDM transmission was also 
performed using the prototype, and a high receiver sensitivity 
(from -21.2 to -25.3 dBm) was obtained after 100-kni-long 
DSF transmission. 
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